

2/8

3/8

MPP GP CONFIG MMR:0x08C8 IND:0x08C8 [RW] 32 bits and a line of the configuration of the confi				
Field Name	Bits	Default	Description	
MPP_GP_ALT_REG_EN	3	0x0	The enable bit for the MPP_ALT_REG mode, for register based streaming into the demux framer.	
MPP_GP_EN	31	0x0	0=Disable MPP; 1=Enable MPP master.	

PP CLK CNTL CMMR:0x0074 IND:0x0074 [RW] 32 bits (access: 32) Contraction of the contracti					
Field Name	Bits	Default	Description		
MPP_CLK_FRACTION	11:0	0x0	Controls the data rate. The higher value it is set to, the faster MPP sends data to TD		
MPP_BUSRDY_SELECT	28	0x0	0 - normal MPP busrdy signal is used; 1 - special MPP busrdy signal is used. This is used to control the rate for MPP sends data to TD		
MPP_TDTEST_MODE	29	0x0	0 - Send data to SAD; 1 - Send data to TD through GPIO bus		
MPP_TD_PARALLEL	31	0x0	0 - send serial stream to TD; 1 - send 8 bit parallel stream to TD		

MPP_GP_ALT_REG_ADDR MMR:0x0088 [OR:0x0088 IND:0x0088 [RW] 32 bits -(access: 8/16/32)				
Field Name	Bits	Default	Description	
MPP_GP_ALT_REG_AD	7:0	0x0	The address of the register that MPP will write/read when MPP is in the ALT_REG mode. Only the lowest byte is used, and no byte write should be done on the upper 3 bytes.	

MPP_GEN_STATUS_MMR:0x008C IOR:0x00F4 IND:0x00F4 [RW] 32 bits (access: 8/16/32)				
Field Name	Bits	Default	Description	
MPP TD RDY (read)	0	0x0	0=MPP_TD_BUS_RDY; 1=MPP_TD_BUS_BUSY	
MPP_GP_RDY (read)	1	0x0	0=MPP_GP_BUS_RDY; 1=MPP_GP_BUS_BUSY	
MPP_GP_ALT_RDY (read)	2	0x0	0=MPP_GP_ALT_BUS_RDY; 1=MPP_GP_ALT_BUS_BUSY	
MPP GP INT FLAG (read)	3	0x0	0=MPP no MPP interrupt;1=MPP interrupt from TD, GP or ALT_GP bus.	

AMCGPIO_MASK MMR:0x08B0 IND:0x08B0 - RW 32 bits (access: 8/16/32)						
Field Name	Bits	Default	Description			
AMCGPIO MASK	31:0	0x0	0=shared by VIP, MPP,I2C, TD, or I2S bus; 1=GPIO pin only.			

AMCGPIO A REG MMR:0x08B4 IND:0x08B4 [RW] 32 bits (access: 8/16/32)					
Field Name	Bits	Default	Description		
AMCGPIO_A	31:0	0x0	Input from GPIO bus – read status from input pins		

AMCGPIO_Y REG MMR:0x08B8 IND:0x08B8 [RW] 32 bits (access: 8/16/32)					
Field Name	Bits	Default	Description		
AMCGPIO Y (R)	31:0	0x0	Input to GPIO bus – write data to output pins		

AMCGPIO_EN_REG_WMR:0x08BC IND:0x08BC [RW] 32 bits (access; 8/16/32)					
Field Name	Bits	Default	Description		
AMCGPIO_EN	31:0	0x0	0=input direction.; 1=output direction.		

MPP GP CONTIG IRW 32016 Manufacture of the second s					
Field Name	Bits	Default	Description		
MPP_GP_ALT_REG_EN	3	0x0	The enable bit for the MPP_ALT_REG mode, for register based streaming into the demux framer.		
MPP_GP_EN	31	0x0	0=Disable MPP; 1=Enable MPP master.		

MPP CLK CNTL RW 32 bits (access: 32)					
Field Name	Bits	Default	Description		
MPP_CLK_FRACTION	11:0	0x0	Controls the data rate. The higher value it is set to, the faster MPP sends data to TD		
MPP_BUSRDY_SELECT	28	0x0	0 - normal MPP busrdy signal is used; 1 - special MPP busrdy signal is used. This is used to control the rate for MPP sends data to TD		
MPP_TDTEST_MODE	29	0x0	0 - Send data to SAD; 1 - Send data to TD through GPIO bus		
MPP_TD_PARALLEL	31	0x0	0 - send serial stream to TD; 1 - send 8 bit parallel stream to TD		

	MP)	P GP AL	REG ADDR 32 bits (access: 8/16/32)
Field Name	Bits	Default	Description
MPP_GP_ALT_REG_AD	7:0	0x0	The address of the register that MPP will write/read when MPP is in the ALT_REG mode. Only the lowest byte is used, and no byte write should be done on the upper 3 bytes.

MPP GEN STATU RW 32 bits (access: 8/16/32)					
Field Name	Bits	Default	Description		
MPP_TD_RDY (read)	0	0x0	0=MPP_TD_BUS_RDY; 1=MPP_TD_BUS_BUSY		
MPP_GP_RDY (read)	1	0x0	0=MPP_GP_BUS_RDY; 1=MPP_GP_BUS_BUSY		
MPP_GP_ALT_RDY (read)	2	0x0	0=MPP_GP_ALT_BUS_RDY; 1=MPP_GP_ALT_BUS_BUSY		
MPP GP INT FLAG (read)	3	0x0	0=MPP no MPP interrupt;1=MPP interrupt from TD, GP or ALT_GP bus.		

	AMO	GPIO_MA	SK   RW 32 bits (access: 8/16/32)
Field Name	Bits	Default	Description
AMCGPIO MASK	31:0	0x0	0=shared by VIP, MPP,I2C, TD, or I2S bus; 1=GPIO pin only.

	MPI	P GEN ST	ATU RW 32 bits (access: 8/16/32)
Field Name	Bits	Default	Description
MPP_TD_RDY (read)	0	0x0	0=MPP_TD_BUS_RDY; 1=MPP_TD_BUS_BUSY
MPP_GP_RDY (read)	1	0x0	0=MPP_GP_BUS_RDY; 1=MPP_GP_BUS_BUSY
MPP_GP_ALT_RDY (read)	2	0x0	0=MPP GP ALT BUS RDY; 1=MPP GP ALT BUS BUSY
MPP GP INT FLAG (read)	3	0x0	0=MPP no MPP interrupt;1=MPP interrupt from TD, GP or ALT_GP
	ANA	CCDIO M	CLASSICAL AND A CLASSICAL AND
Field Name	Bits	Default	ASK   RW  32 bits (access: 8/16/32)
AMCGPIO MASK	31:0	0x0	0=shared by VIP, MPP,I2C, TD, or I2S bus; 1=GPIO pin only.
	20 54 94 67 94 SBY YOU	Contract of the second	REG RW 32 bits (access: 8/16/32)

AMCCPIO X REG RW 32 bits (access: 8/16/32)					
Field Name	Bits	Default	Description		
AMCGPIO Y (R)	31:0	0x0	Input to GPIO bus – write data to output pins		

	AMC	GPIO EN	REG [RW] 32 bits (access: 8/16/32)
Field Name	Bits	Default	Description
AMCGPIO_EN	31:0	0x0	0=input direction.; 1=output direction.





FIGURE 5






FIG.6A




FIG. 6B